74HCT164D,653

74HCT164D,653 is an 8bit serial-in/parallel-out shift register. This device features two serial data inputs (DSA and DSB), eight parallel data outputs (Q0 to Q7). Data is entered serially through DSA or DSB and either input can be used as an active HIGH enable for data entry through the other input. Data is shifted on the LOW-to-HIGH transitions of the clock (CP) input. A LOW on the active-low MR input clears the register and forces all outputs LOW, independently of other inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. It features ESD protection (HBM JESD22-A114F exceeds 2000V, MM JESD22-A115-A exceeds 200V). It complies with JEDEC standards (JESD8C (2.7V to 3.6V), JESD7A (2V to 6V).

• Wide supply voltage range from 4.5V to 5.5V
• CMOS low power dissipation, high noise immunity
• TTL input level, gated serial data inputs
• Input leakage current is ±0.1μA maximum at (VI=VCC or GND;VCC = 6V, 25°C)
• Supply current is 8μA maximum at (VI=VCC or GND;IO = 0A;VCC = 6V, 25°C)
• Input capacitance is 3.5pF typical at (25°C)
• Propagation delay is 17ns typical at (VCC = 4.5V, 25°C)
• Operating temperature range from -40°C to +125°C
• SO14 package

Advarsler

Market demand for this product has caused an extension in leadtimes. Delivery dates may fluctuate. Product exempt from discounts.